Abstract -The design of switched-current decimators for wide bandwidth video filtering applications is presented. Applying topologies with only one input commutator to switched-currents allows the design of high speed polyphase input branches with reduced distortion. These concepts were utilized in the implementation of a linear phase 19 tap FIR filter chip with an amplitude response tailored to video applications. It is expected that the prototype filter implemented in a 0.5pm CMOS process will operate at an input sampling rate of 135MHz and with a decimating factor of 5.
I. Introduction
Video signal processing is a key driver for today's research in analog IC design, mainly because of the rapidly expanding market it represents. Simplicity in the top-level design and full compatibility with digital processes are the key factors leading to cheap IC-chips. Although the main part of present-day signal processing chips is digital, it is in the analogue section in which the most significant performance improvements can be made, mainly in the interface part. For the interfacing between the analogue and the digital parts video systems usually comprise an anti-aliasing filter (AAF) followed by an analogue-digital (AID) converter (Fig. 1) . and from the digital to the analogue domain a digital-analogue (D/A) converter followed by an anti-imaging filter (AIF) [l] , [2] . It is well known that it is difficult to design AAF's and AIF's for video applications because of stringent performance limitations due to speed or accuracy requirements [3] . Solutions currently available are based on traditional switched-capacitor (SC) or switched-current (SI) filter structures and include parallelism 141 and double sampling techniques [5] to increase the input sampling rate. However, the output sampling frequency Fs, of a filter with signal frequencies f s i g = [O,f,,,] is determined by the Nyquist frequency Fs, out 2 2 f mnx and the input sampling frequency Fs, in is determined by the desired oversampling factor for relaxing the prefiltering requirements, F , D 2f,,, . Therefore, it is necessary to use multirate analog signal processing techniques to substantially reduce the prefiltering requirements and to maximize the speed-accuracy-factor of the filter at the output. By employing multirate FIR filters for AAF and AIF designs, the selectivity of the filter can be made very high. At the same time speed and accuracy conditions are relaxed. Furthermore, to be fully compatible with digital CMOS processes, switched-currents (SI) [6] are advantageously employed. The derived circuits are investigated not only from the topological point of view but also with regard to optimum transistor design.
In this paper we introduce, both analytically and graphically, 
Architecture and Timing
In what follows, the prototype filter is a linear time-invariant FIR filter of order N with the discrete time transfer function
where the unit delay period is related to the input sampling frequency l/MF,. The decimating factor M of the polyphase filter was chosen to be such that the speed-versus-accuracy requirement of the basic SI sample-and-hold cell was optimized.
For the illustrated examples M is chosen to be 5 and N = 19. In this case the selectivity S = N / M is 3.8, which is considerably larger than previously reported [9] . The coefficients h, of the symmetric impulse response considered here are given in Analytically, the FIR ADB structure can be described by Eq. (2) where the sum over m corresponds to the polyphase commutator with its delay z-, and the sum over i counts the number of commutators at the input and is responsible for the ADB delays z-jM.
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Eq. (3) shows the condition for the counting variables of Eq. (2) with I = rwivll.
Topology with one input commutator
Applying the concepts described in [lo] and using Eq. (2)-Eq. (3) leads to the signal-flow graph shown in Fig. 2 with its appropriate timing. commutators. The output of the polyphase filters are then processed through the ADB delay chain to the output of the filter. Since the spread of the decimator coefficients is usually large, the small polyphase coefficients will contribute much more to clockfeedthrough (CLF) errors than the large ones [l 11, and so, asymmetric errors will result in large distortion of the filter performance. One way of overcoming the CLF error in the polyphase filter at the input branches is to enlarge the gate-source capacitance of the small coefficients. However, this results in a larger die area and longer settling times of the compensated memory cells. Another solution is to multiply the first sum in Eq. (2) into the brackets which means using only one input commutator. The sum of the gate-source capacitance of the mifh polyphase filter can then be used as an active compensation capacitance. Fig. 3 shows the signal-flow graph of the proposed solution and Eq. (4) gives the corresponding equation.
Following the notation in [15], r u l denotes the smallest integer
Euclid's division theorem for integers.
p t e r than or equal to U.
O/P Fig. 3 One input commutator topology for N=19, M=5.
With some scaling of the polyphase coefficients and additional current mirrors the sum of the input capacitances of all polyphase filters can be made equal, such that the injected amount of CLF error behaves, to a first approximation, as an offset. This, in tum, can be compensated for by using differential circuit techniques. where the indices m, 1 are ) and cI= 1. 
Linear phase FIR decimator
and: hR,(,,,) , cl= 1.
[M -1,0] otherwise. If 1= 0 then cl= c[ + 1.
For the above cases the number of multiplying coefficients can be essentially halved. 
2.3.One-commutator topology with relaxed timing
To take full advantage of multirate filter design techniques an appropriate clock scheme has to be found to relax the settling specifications of the sample-and-holds at the input. The duty cycle of an individual clock phase can theoretically vary between 1/M and 112. For the topology under consideration (Fig. 3 ) duty cycles of 112 are possible but only with a complicated ADB-architecture. A good trade off is to use 416, e.g. 40% of the clock phase can be used to sample the memories at the input and 60% is for the read-out time before a new sample is taken. Thus, compared to a conventional SI design, a speed-up factor of 4 can be achieved at the input.
Another critical point in FIR design is the maximum signal handling capability of the output summing stage. Since the signal appears as a current, this can easily be fulfilled. Nevertheless, all the partial sums before the output node need to be biased for full signal handling capabilities at their corresponding nodes. A compromise must be made between full parallelism within the ADB blocks at the price of a complicated clock scheme with larger interconnections, and collection of some of the signal paths to the same delay at the penalty of some readout time reduction. Fig. 5 shows the signal-flow graph of the proposed solution with its appropriate timing, and Fig. 6 the schematic of the circuit. For simplicity, additional current mirrors for the realisation of the negative coefficients and for spread reduction are omitted.
h A $'-lz$Zl The top row shows the filter taps and the input commutator and the second and third row represents the ADB delay chain.
The sampled signals are collected in groups of 2 or 3 and later processed separately through the ADB delay line. For example h15, h16 and hI7 are collected during $1 and $2 in a 2nd generation SI memory cell and read out during $4. Thus, during one active delayed block the group is sampled once with a positive sign and once with a negative sign, thereby cancelling CLF to some extent. In the output stage the two groups have to be synchronized to get the output signal at the appropriate clock phase. spectively, 5Fs= 135MHz and FS=27MHz. The circuit is being fabricated using the 0.5pm CMOS process of ATMEL-ES2. The amplitude response is tailored to obtain a cut-off frequency of fc=6MHz and a minimum rejection of more than 35dB above 16MHz. All memory and source transistors are realized using gain-enhancement-techniques [ 131 and the ABD memories employ a kind of S21-compensation [ 141.
Electrical Simulation and Results

IV. Conclusions
Switched-current video decimators have been introduced which allow not only the sampling frequency in a subsequent ADC to be reduced by a factor of 5, but also make the design requirements for the continuous time AAF at the input less stringent. The switched-current approach helps to retain full compatibility with CMOS processes, and design methods such as gain-enhancement and S21-techniques provide excellent results for an amplitude response tailored to video applications.
